



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERC United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/608,512	06/30/2000	Reynold V. D'Sa	2207/P6786	9566
75	590 08/15/2003			
Kenyon & Kenyon			EXAMINER	
333 W San Carlos Street Suite 600 San Jose, CA 95110			HARKNESS, CHARLES A	
			ART UNIT	PAPER NUMBER
			2183	[d
	·		DATE MAILED: 08/15/2003	v j

Please find below and/or attached an Office communication concerning this application or proceeding.



Application No. 09/608,512 D'SA ET AL. Examiner Charles A Harkness The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a reply within the statutory minum of thirty (30) days will be considered timely. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patient term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filled on 30 June 2000. 2a) Responsive to communication is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-26 is/are pending in the application.						
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication If the period for reply specified above, its less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133) Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 30 June 2000. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-26 is/are pending in the application.						
Charles A Harkness The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 30 June 2000 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-26 is/are pending in the application.						
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 30 June 2000 - (2a) Responsive to communication is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-26 is/are pending in the application.						
Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) □ Responsive to communication(s) filed on 30 June 2000. 2a) □ This action is FINAL. 2b) □ This action is non-final. 3) □ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) □ Claim(s) 1-26 is/are pending in the application.						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 30 June 2000. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-26 is/are pending in the application.						
2a) ☐ This action is FINAL . 2b) ☑ This action is non-final. 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) ☑ Claim(s) 1-26 is/are pending in the application.						
3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4)☑ Claim(s) 1-26 is/are pending in the application.						
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-26 is/are pending in the application.						
Disposition of Claims 4) ☐ Claim(s) 1-26 is/are pending in the application.						
, , , , , , , , , , , , , , , , , , , ,						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-26</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers ○○○○────────────────────────────────						
9)⊠ The specification is objected to by the Examiner. 10)⊠ The drawing(s) filed on <u>30 June 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12)☐ The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) ☐ The translation of the foreign language provisional application has been received. 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)						

DETAILED ACTION

Papers Submitted

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Declaration as received on 09/18/00.

Specification

- 2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.
- 3. The applicant or their representatives are urged to review the specification and submit corrections for all mistakes of a grammatical, clerical, or typographical nature.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 7-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kahle et al, U.S. Patent Number 5,956,495 (herein referred to as Kahle) in view of McCrocklin et al, U.S. Patent Number 4,761,733 (herein referred to as McCrocklin).

Referring to claim 7 Kahle has taught a method of detecting bogus branch instructions in a microprocessor instruction pipeline, the method comprising:

predicting whether a first instruction is a bogus branch instruction (Kahle column 9 lines 56-65 column 10 lines 49-56); and

looking "ahead" in the instruction pipeline to at least one second instruction related to the first instruction, wherein if the first micro-op is predicted to be a bogus branch, the method further comprises:

Page 3

attaching a signal flag that indicates a bogus branch to the at least one second instruction (Kahle column 10 lines 56-67 column 9 lines 56-65 column 11 lines 1-35).

Kahle has not taught using microinstructions. It would have been obvious to one of ordinary skill in the art at the time of the invention to use microinstruction processors because modern computer systems typically include a micro-programmable microprocessor, which will utilize macroinstructions and microinstructions (McCrocklin column 1 lines 9-33). Since this is a typical embodiment for microprocessors, as shown by McCrocklin, one of ordinary skill in the art would have recognized the benefit in using microinstructions and macroinstructions, where the tasks are broken down into more basic functions which can be executed faster than one complex instruction. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a microprocessor with microinstructions to speed up the execution of the instructions.

Referring to claim 8 McCrocklin has taught further comprising: decoding at least one macro instruction into the first micro-op and the at least one second micro-op (McCrocklin column 1 lines 23-33); and writing the first micro-op and the at least one second micro-op into a decoded micro-op cache (McCrocklin column 6 lines 49-61, column 7 lines 25-49).

Referring to claim 9 Kahle has taught wherein the prediction of whether the first microop is a bogus branch instruction is based on branch prediction logic (Kahle column 9 lines 56-65 column 10 lines 49-56).

Referring to claim 10 Kahle has taught a method of recovering from a bogus branch instruction in a microprocessor instruction pipeline, the method comprising: determining whether a first instruction is a bogus branch (Kahle column 10 lines 56-67 column 9 lines 56-65 column 11 lines 1-35)

Deallocating from a decoded instruction cache at least one second instruction related to the first instruction (Kahle column 10 lines 60-67, column 8 lines 36-40 column 11 lines 18-25).

Kahle has not taught using microinstructions. McCrocklin has taught using microinstructions. It would have been obvious to one of ordinary skill in the art at the time of the invention to use microinstruction processors because modern computer systems typically include a micro-programmable microprocessor, which will utilize macroinstructions and microinstructions (McCrocklin column 1 lines 9-33). Since this is a typical embodiment for microprocessors, as shown by McCrocklin, one of ordinary skill in the art would have recognized the benefit in using microinstructions and macroinstructions, where the tasks are broken down into more basic functions which can be executed faster than one complex instruction. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a microprocessor with microinstructions to speed up the execution of the instructions.

Referring to claim 11 Kahle has taught wherein determining whether the first micro-op is a bogus branch is based on branch prediction logic (Kahle column 9 lines 56-65 column 10 lines 49-56).

Referring to claim 12 Kahle has taught wherein deallocating from the decoded micro-op cache the at least one second micro-op is accomplished by checking whether a bogus branch

signal "flag" has been attached to the at least one second micro-op (Kahle column 10 lines 60-67, column 8 lines 36-40 column 11 lines 18-25).

Referring to claim 13 Kahle has taught wherein deallocating further comprises at least one of:

removing the specific bogus branch;

removing all branches in a set with the bogus branch;

removing all branches in the decoded micro-op cache; and

clearing the entire decoded micro-op cache (Kahle column 10 lines 60-67, column 8 lines 36-40 column 11 lines 18-25).

Claims 1-6 and 14-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kahle in view of McCrocklin in view of Shiell U.S. Patent 5,864,697 (herein referred to as Shiell).

Referring to claim 1 Kahle has taught a method of detecting, recovering from and preventing bogus branch instructions in a microprocessor, the method comprising:

predicting by branch prediction logic whether the at least one micro-op is a branch (Kahle column 9 lines 56-65 column 10 lines 49-56);

executing the at least one micro-op (Kahle column 11 lines 1-35; the execution units execute all instructions, including branches; the branch instruction has to be executed to determine if the prediction was correct column 5 lines 35-43);

determining if the at least one executed micro-op is a bogus branch of the first macro instruction (Kahle column 10 lines 56-67 column 9 lines 56-65 column 11 lines 1-35); and

continuing processing with a second macro instruction (it is inherent that the system will continue to execute instructions, regardless of which path the branch takes, presuming that the path does not lead to the end of the program, otherwise the program would not finish executing) wherein if the at least one executed micro-op is determined to be branch, then the method

further comprises:

flagging any other micro-ops which pertain to the at least one executed bogus branch micro-op (column 10 lines 60-67);

removing the flagged micro-ops for retirement (column 8 lines 36-40 column 11 lines 18-25).

Kahle has not taught:

decoding a first macro instruction into at least one micro-op;

writing the at least one micro-op into a decoded micro-op cache; and

scrubbing a branch prediction logic storage buffer upon which the branch prediction logic is based (would have been obvious)

McCrocklin has taught:

decoding a first macro instruction into at least one micro-op (McCrocklin column 1 lines 23-33);

writing the at least one micro-op into a decoded micro-op cache (McCrocklin column 6 lines 49-61, column 7 lines 25-49);

It would have been obvious to one of ordinary skill in the art at the time of the invention to use microinstruction processors because modern computer systems typically include a microprogrammable microprocessor, which will utilize macroinstructions and microinstructions

Art Unit: 2183

(McCrocklin column 1 lines 9-33). Since this is a typical embodiment for microprocessors, as shown by McCrocklin, one of ordinary skill in the art would have recognized the benefit in using microinstructions and macroinstructions, where the tasks are broken down into more basic functions which can be executed faster than one complex instruction. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a microprocessor with microinstructions to speed up the execution of the instructions. Kahle and McCrocklin have not taught scrubbing a branch prediction logic storage buffer upon which the branch prediction logic is based. This would be an improvement that one of ordinary skill in the art at the time of the invention would include with the system of Kahle, because without such a function, the prediction logic will never change and will not learn from branch history, allowing the branch prediction logic to make better predictions. This is shown in Shiell where the older positions in the branch history table are invalidated (Shiell column 14 lines 27-44). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to update the branch prediction logic, or deallocate the old, or unneeded, entries so the prediction logic takes advantage of the branch history by predicting branch instructions based on previous instructions, allowing the prediction to be more accurate and speeding up the time of execution.

Referring to claim 2 the combination of Kahle and McCrocklin has taught further comprising: fetching from a main memory the macro instruction (McCrocklin column 1 lines 23-33).

Page 7

Referring to claim 3 Kahle has taught wherein the at least one micro-op is written into the decoded micro-op cache in an order a branch table buffer predicts that the at least one micro-op should be executed (Kahle column 2 lines 37-40, abstract).

Referring to claim 4 Kahle has taught wherein executing the at least one micro-op is in at least one of an "in-order" or "out-of-order" fashion (Kahle column 2 lines 37-40, abstract).

Referring to claim 5 the combination of Kahle, McCrocklin, and Shiell has taught wherein scrubbing the branch prediction logic storage buffer further comprises at least one of:

deallocating any other micro-ops pertaining to the at least one executed bogus branch micro-op;

deallocating at least one old set which had been overwritten in the decoded micro-op cache by a built instruction "trace";

deallocating at least one entry that is related to a branch in at least one old set in the decoded micro-op cache; and

deallocating at least one entry that is related to a branch of at least one old set in the decoded micro-op cache that is downstream from the at least one executed bogus branch micro-op (Shiell column 14 lines 27-44; Shiell has taught invalidating positions, or deallocating at least one entry that is related to a branch in an old set).

Referring to claim 6 Kahle has taught further comprising: determining if the branch has been taken (Kahle column 10 lines 56-67 column 9 lines 56-65 column 11 lines 1-35).

Referring to claim 14 Kahle has taught a method of preventing a bogus branch instruction from being executed in a microprocessor instruction pipeline (Kahle column 9 lines 56-65

Art Unit: 2183

column 10 lines 49-56), the method comprising: retiring the at least one instruction (Kahle column 7 line 60-column 8 line 8 column 8 lines 36-40 column 11 lines 18-25).

Kahle has not taught using microinstructions and writing at least one micro-op into a decoded micro-op. McCrocklin has taught using microinstructions and writing at least one micro-op into a decoded micro-op cache (McCrocklin column 6 lines 49-61, column 7 lines 25-49).

It would have been obvious to one of ordinary skill in the art at the time of the invention to use

microinstruction processors because modern computer systems typically include a microprogrammable microprocessor, which will utilize macroinstructions and microinstructions
(McCrocklin column 1 lines 9-33). Since this is a typical embodiment for microprocessors, as
shown by McCrocklin, one of ordinary skill in the art would have recognized the benefit in using
microinstructions and macroinstructions, where the tasks are broken down into more basic
functions which can be executed faster than one complex instruction. Therefore, it would have
been obvious to one of ordinary skill in the art at the time of the invention to use a
microprocessor with microinstructions to speed up the execution of the instructions.

Kahle and McCrocklin have not taught scrubbing a branch prediction logic storage buffer upon which the branch prediction logic is based. This would be an improvement that one of ordinary skill in the art at the time of the invention would include with the system of Kahle, because without such a function, the prediction logic will never change and will not learn from branch history, allowing the branch prediction logic to make better predictions. This is shown in Shiell where the older positions in the branch history table are invalidated (Shiell column 14 lines 27-44). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to update the branch prediction logic, or deallocate the old, or unneeded, entries so the

Art Unit: 2183

prediction logic takes advantage of the branch history by predicting branch instructions based on previous instructions, allowing the prediction to be more accurate and speeding up the time of execution.

Referring to claim 15 Kahle has taught wherein retiring the at least one micro-op comprises at least:

determining what the actual result for the retired at least one micro-op was (Kahle column 10 lines 56-67 column 9 lines 56-65 column 11 lines 1-35, column 7 line 60-column 8 line 8; the result of the branch is determined after a prediction is made when the branch instruction is executed; column 8 lines 36-40 column 11 lines 18-25).

Referring to claim 16 Shiell has taught wherein scrubbing the branch prediction logic storage buffer comprises at least:

comparing what an actual result of the retired at least one micro-op is to an instruction trace in the branch prediction logic storage buffer (Shiell column 2 lines 11-31, abstract).

Referring to claim 17 the combination of Kahle, McCrocklin, and Shiell has taught wherein scrubbing the branch prediction logic storage buffer further comprises at least one of: deallocating any other micro-ops pertaining to the at least one retired micro-op; deallocating at least one old set which had been overwritten in the decoded micro-op cache by a built instruction "trace";

deallocating at least one entry that is related to a branch in at least one old set in the decoded micro-op cache; and

deallocating at least one entry that is related to a branch of at least one old set in the decoded micro-op cache that is downstream from the at least one retired micro-op (Shiell column

Art Unit: 2183

14 lines 27-44; Shiell has taught invalidating positions, or deallocating at least one entry that is related to a branch in an old set).

Referring to claim 18 the combination of Kahle, McCrocklin, and Shiell has not taught wherein scrubbing can be accomplished at the time of at least one of writing or retiring. Official Notice is taken that reducing the time of the scrubbing of the prediction logic to the same time that it takes to retire the instruction or write the instruction would benefit the system because the system will not have to wait on the scrubbing of the prediction logic before continuing with the execution of the program, and that reducing the amount of time that any process takes in general will benefit the system by allowing the program to be executed in less time.

Referring to claim 19 Kahle has taught an apparatus for detecting; recovering and preventing bogus branch instructions in a microprocessor, the method comprising:

a branch prediction logic storage buffer for predicting whether a branch will be taken upon execution of the at least one decoded micro-op (Kahle column 10 lines 49-67);

an instruction execution unit for executing the at least one micro-op (Kahle column 11 lines 1-35; the execution units execute all instructions, including branches; the branch instruction has to be executed to determine if the prediction was correct column 5 lines 35-43); and

an instruction retirement unit which determines whether the at least one micro-op is of a bogus branch macro instruction, wherein if the instruction retirement unit determines the at least one micro-op is of a bogus branch macro instruction (Kahle column 10 lines 60-67 column 10 lines 56-67 column 9 lines 56-65 column 11 lines 1-35, column 7 line 60-column 8 line 8; the result of the branch is determined after a prediction is made when the branch instruction is executed; column 8 lines 36-40 column 11 lines 18-25);

Art Unit: 2183

any other micro-ops stored in the decoded microop cache pertaining to that bogus branch macro instruction are flagged (Kahle column 10 lines 60-67) and

removed to the instruction retirement unit for retirement (Kahle column 10 lines 56-67 column 9 lines 56-65 column 11 lines 1-35, column 7 line 60-column 8 line 8; the result of the branch is determined after a prediction is made when the branch instruction is executed; column 8 lines 36-40 column 11 lines 18-25).

Kahle has not taught a decoded micro-op cache into which are written at least one decoded micro-op of a macro instruction. McCrocklin has taught a decoded micro-op cache into which are written at least one decoded micro-op of a macro instruction (McCrocklin column 1 lines 23-33, column 6 lines 49-61, column 7 lines 25-49). It would have been obvious to one of ordinary skill in the art at the time of the invention to use microinstruction processors because modern computer systems typically include a micro-programmable microprocessor, which will utilize macroinstructions and microinstructions (McCrocklin column 1 lines 9-33). Since this is a typical embodiment for microprocessors, as shown by McCrocklin, one of ordinary skill in the art would have recognized the benefit in using microinstructions and macroinstructions, where the tasks are broken down into more basic functions which can be executed faster than one complex instruction. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a microprocessor with microinstructions to speed up the execution of the instructions.

Kahle and McCrocklin have not taught scrubbing a branch prediction logic storage buffer upon which the branch prediction logic is based. This would be an improvement that one of ordinary skill in the art at the time of the invention would include with the system of Kahle, because

Art Unit: 2183

without such a function, the prediction logic will never change and will not learn from branch history, allowing the branch prediction logic to make better predictions. This is shown in Shiell where the older positions in the branch history table are invalidated (Shiell column 14 lines 27-44). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to update the branch prediction logic, or deallocate the old, or unneeded, entries so the prediction logic takes advantage of the branch history by predicting branch instructions based on previous instructions, allowing the prediction to be more accurate and speeding up the time of execution.

Referring to claim 20 the combination of Kahle and McCrocklin has taught further comprising: a main memory in which the macro instruction is stored; and an instruction fetch unit for fetching the macro instruction from the main memory (McCrocklin column 1 lines 23-33).

Referring to claim 21 McCrocklin has taught further comprising: an instruction decode unit for translating the macro instruction into the at least one decoded micro-op (McCrocklin column 1 lines 23-33; it is inherent that if the system decodes the macroinstructions into microinstructions that some decode unit must exist in the system).

Referring to claim 22 Kahle has taught further comprising: a jump execution unit which determines whether a branch was taken upon execution of the at least one decoded micro-op (Kahle column 10 lines 56-67 column 9 lines 56-65 column 11 lines 1-35).

Referring to claim 23 the combination of Kahle, McCrocklin, and Shiell has taught wherein the branch prediction logic storage buffer applies branch prediction logic to predict

Art Unit: 2183

whether a branch will be taken upon execution of the at least one decoded micro-op (Kahle column 9 lines 56-65 column 10 lines 49-56).

Referring to claim 24 the combination of Kahle, McCrocklin, and Shiell has taught wherein if the branch prediction logic storage buffer predicts a branch will be taken upon execution of the at least one decoded micro-op, an instruction "trace" is built pertaining to the predicted branch (Kahle column 10 lines 49-67).

Referring to claim 25 the combination of Kahle, McCrocklin, and Shiell has taught wherein the built instruction "trace" is inserted into the decoded micro-op cache such that the micro-ops of the branch macro-instruction are executed (Kahle column 9 lines 56-65 column 10 lines 49-56; with the combination of Kahle and McCrocklin, the trace, or flags that Kahle uses to flag the instructions associated with a branch would be put on to the instruction still awaiting to be executed in the cache after being fetched based on the branch prediction).

Referring to claim 26 the combination of Kahle, McCrocklin, and Shiell has taught wherein the branch prediction logic storage buffer is scrubbed by deallocation of at least one of any other micro-ops pertaining to the bogus branch macro instruction, any old set which had been overwritten in the decoded micro-op cache by a built instruction "trace", all entries that are related to any branches in the old set, and all entries that are related to the branches in the old set that are downstream from the retired branch macro instruction (Shiell column 14 lines 27-44; Shiell has taught invalidating positions, or deallocating at least one entry that is related to a branch in an old set).

Conclusion

Art Unit: 2183

Page 15

15. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure as follows. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR 1.111(c).

Liu et al, U.S. Patent Number 6,088,793, has taught a method and apparatus for branch execution on a multiple-instruction-set-architecture microprocessor.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Charles A Harkness whose telephone number is 703-305-7579. The examiner can normally be reached on 8:00 A.M. - 5:30 P.M. with every other Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 703-305-9712. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-7239 for regular communications and 703-746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-7579.

Charles Allen Harkness

Examiner

Art Unit 2183

August 8, 2003

SUPERVISORY PATENT EXAMINER

elie U

TECHNOLOGY CENTER 2100